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ABSTRACT
The widely distributed software capabilities coupled
with increased compatabilities among hardware units is
propagating an ever increasing multitude of computer systems.
Such systems aim at a common goal - total system optimization.
But achievement of this ultimate goal is being delayed by
the absence of a theoretical basis capable of providing a
reference for standardized evaluations and comparisons.
The current computer system performance evaluation
technology cannot be described in terms of standardized
techniques involving established parameters. However, the
technology can be partitioned with respect to system
component ( computing iob, hardware unit, and operating
system). Within these classifications this paper examines
the methodology (analysis, simulation, synthesis) and
parameters of typical evalLation techniques presently avail-
able. Their advantages aad disadvantages are delineated.
A comprehensive bibliography is provided both for specific
references and for genernal information.
INTI:ODUCTION
While awaiting fourth generation computer systens,
it is timely to examine the available computer system
performance evaluation technology - its methodology, its
techniques, and its parameters. This technology cannot be
described in terns of standardized techniques involving
standardized parameters. No theoretical methods or sound
conventions exist. But the assortment of techniques (the technologv)
can be partitioned with respect to methodology and system component.
This paper examines the typical techniques available to evaluate
computing jobs, hardware units, and operating systems.
The absence of standardized performance evaluation
techniques has not deterred the propagation of an ever increasing;
multitude of computer systems. Such experimenting has been
encouraged by industry compatibilities i,hich have allowed
individual computer systens to represent many hardware manufacturers,
the operating systems to be either the CPU manufacturer's or any
one of several software houses and the workload to range from
scientific to commerical in a weird mixture of program lang;nages.
As a result a computer system must be defined as the cross product
of collections of hardware units, collections of operating system
programs, and collections of jobs. Considering the number of terms
in the cross product the scope of the evaluation job is indeed great.
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COLLECTIONS OF HARDWARE UNITS 	 COLLECTIONS OF COMPUTING JOBS
COLLECTIONS OF OPERATING SYSTEMS
THE COMPUTER SYSTEM
FIGURE I
A general performance evaluation approach must focus Upon the
isolation and characterization of significant performance parameters —
those which characterize the rate and amount of work: performed
and the availability to perform work. From this viewpoint
Computer System Performance Evaluation can be defined as the
process of analyzing, simulating, and/or synthesizing the
behavior of computer s y stem performance parameters. The absence
of adequate performance evaluation parameters has deterred the
growth of theoretical methods of computer System organization
and design and delayed the ultimate goal — total system optimization.
These techniques must provide both static and dynamic measures _f
components in both a dedicated and a multitask s y stem, environment,
But today's system implementation technologies have far outraced
performance evaluation technologies. The seriousness of the
precipitating problem can be focused by noting that 1969's
21.5 billion dollar investment 	 (53,500 installations) in computer
systems is forecast to exceed 50 billion dollars ( 128,000) by 1975!
With such investments at stake computer s y stem optimization	 rromises
great rewards for three interest g oups, the equipment manufacturers,
the computation centers, and the users. Each group is motivated
by different primary goals.
Users are interested in performance parameters such as response
time( turnaround time), and execute time. In brief they want
ma:.imum convenience, consistcnt with economy.
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To meet the demands of their man y
 users the computation centors
seed: to maxininize system resource utilization. They evaluate
present systems in order to improve average throug1hput, average
response time (turnaround tine), and average operation cost w1lile
allowing non-average users to be characterized by parameter
variances.
'Manufacturers view performance evaluation as the key to meeting
present and future demands from the varied and rapidly expanding magnet.
Interests focus upon developing the capability to accurately
evaluate present and proposed systems, and to predict performance
parameter behavior for systems still in earl y stages of development.
Their individual goals are to maintain a competitive edge b y offerin-.
computer systems (hardware and software) p ossessing optimum
cost/performance ratios.	 j
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MUTUODOLOCY
Surveying the past decade's literature exposes a wide range and
direction of computer system performance evaluation technivues. The
decade has produced computer systems ranging from simple hatch
processing, unit record, uni-processor systems to complex multi-
programmed, telecommunication, multiprocessor systems. The corresponding,
performance evaluation methods have ranged from weighted instruction
nix execution time comparisons (ANALYSIS) to time-sharing system
simulation models (SI`(ULATION) to nemor7 hierarchy modelin g, (SYNTArSTS).
The direction of evaluation methodology has slowly turned from
analysis toward synthesis. Analysis includes the separating and
breaking up of the computer system into parts so that their functions.
relationships, and properties may be understood. Data can b y gathered
either from real computer systems or from simulation -yodels.
By analysis the cost per million instruction executions could be
determined based upon the manufacturer's system costs and
specifications.
Synthesis includes the combining of known components (hardware
and software) into a total computer system or subsystem so that
the whole system's (or subsystem's) functions, relationships, and
properties may be understood and predicted. Data can be gathered
either by measuring real individual parts or simulation models
of individual parts. Synthesis represents Lhe highest level of
evaluation since it allows performance to be predicted rather
than just to be measured. An exampl , of synthesis would he
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predicting; the average access time of a memory hierarch y
 based
upon the specifications of its components.
Simulation plays a vital role in both analysis and synthesis.
This tool allows complex systems to he studied under known conditions
and controls. Many real systems are too complex for theoretical
analysis and the use of simulation may prove to be the only workable
approach. however, the time and cost required to generate accurate
simulation models can easily exceed that ofdtrect measurement
approaches. But for evaluating proposed systems which yet do not
exist in hardware, simulation offers an alternative to building
prototypes.
FARANETERS
Any evaluation technique must consider a set of parameters
referenced to a specific environment. Three parameters, throughput,
response tine, and cost per operation, commonly denote global system
capacity. Common local parameters include: average access tine,
average data transfer rate, average instruction execution tine,
hardware (processor, memory, tape, drum, channel, etc.) utilization,
average executive processing percentage, average job processing
percentage, and effective busy time of the processor. Th p design
of specific computer systems reflects the weights 	 assigned
to these parameters.
Availability represents a different t y pe of global performance
parameter. It is usually expressed as a percentage or as an amount
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of tire. *Manufacturers control availahilit y
 through component
reliability and redundancy, error detection r1nd correction.
and preventative maintenance. Computation centers influence
availability through planned graceful de ►;radation involving
btickup equipment ( I/0. memor y , etc.) ann joh reschedulinf;.
Throughput car, be considered as the steady state work capacity
of a'conputer system . It is usually expressed as a number
of specific tasks performed per time interval. For example, a system's
throughput might be described b y the number of tvpical P1./l statements
compiled per hour or by the number of information retrieval requi-sts
satisfied per hour. "lane applications demand specific throe-hput
levels. As a result the system must be designed to achieve such levels.
Response time can be considered as a transient wor t: capacit y of
the computer system. It denotes the delay between submitting; the
job and receiving the job output. f321 Clearly it is a function not
only of the system throughput but also of the s y stem environment
including the number of jobs and their priorities. For man y hatch
irocessing systems the response time (turnaround time) may be
relatively constant and measured in hours. But for certain time-.^.harm ;
systems the response time ma y be onl y seconds. Fcr example the response
tire for a stock broker's gcotation request or an airline reservation,
inquiry may be less than 5 seconds.
The third global parameter measures performance in units of
raoney per operation unit time. It is usually given as dollars per
hour. Applications exist where more time than money is allowed.
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However, definite economics of srale exist for computer systems.
Solon on [35) has shoved that the IRM Syntem 360 models possess
ratio: of 1.6 to 2.1; i.e. by Increasing the systen invertnent
by a factor 1, the internal operating speed increases by V raised
to a power ranging from 1.6 to 2.1 dependiz,g upon the r,odel. For
example the average monthy rental for models 75 and 30 are
approxinately $80,000 and $8,(100 respectively. With K - 1'l an
improvement of 100 in the internal operating speed would be expected.
For a scientific instruction mix [35] the Model 75 is approximately
40 times faster. Such compar.sions are usually referenced to the
famoUS Grosch's Law which equates ''added economy onl y as the
square root of t!le increase in speed - that is, to do a calculation
ten times as cheaply you must do it one hundred times as fast." [181
The uninitiated might attempt to express s y stem performance
as a single entity involving a relationship between the global
parameters, throughput, response tine, operation cost, and
availability. However, such a figure of neric has not evolved,
because system performance is not a single entity!
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A
USrR JOB TRANSFORMATIONS
From its definition to execution a problem underf-ees many
transformations. The total transformation efficienc y
 of this process
can be computed as the product of the individual transformation
efficiencies. As a result the user who investigates why his
program possesses poor performance must carefully consider several
major transformation efficiencies including the following:
1. Development of the probler ► statement and solution algorithm
( user )
2. Generation of a high level source language program (pro,;ranmer)
3. Generation of an assenbly language program (compiler)
4. Generation of the appropriate machine language code (assembler
or loader)
S. Ceneration of the problen's solution b y managing the job's
execution on the system hardware 	 (operating system)
The first transfori.ation is p erformed b y the scientist or engineer
who reduces the problem to a statement and developer a solution
algorithm. This first transformation is not a part of conputer
system performaace evaluation, but is noted in order to stress the
importance of the communication lin!: between the scientist and
the pro_	 ►mer. In order to maximinize this transformation
efficiency the problem must be precisel y stated and an optimum
solution algorithm chosen. It is usually helpful to develop several
solution algorithms so that the chosen 'optimum' algorithr ►
represents more than Just one way to solve the problem.
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The second transformation and probabl y
 the most imnortant
transformation is performed by the proTjarnner who reduces the prob101-1
statement and solution algorithm into a high level source language
program such as :OrTRAPI, ALGOL or COBOL. To maxininize
this transforr„atinn efficienc y the programmer must consider many
parameters including: source language selection, I/O treatment,
data'tres_tnent, and systom resources and properties. Major errors
such as wrong source language selection are usuall y avoided, but more
subtle errors may stron ,-ly de-rade the transformation effeci.encv. For
exanple consider a high usage DO LOOP containing numerous initialization
statements. Such statements night easily be moved outside the DO LOOP
resulting in significant execution time improvements.
Familiarit y with available s y ste:i subroutines must not be under-
rated. Such subroutines usuall y represent sophisiticated and highly
optimized	 algorithms in either assembl y or machine language. As
a result their proper use eliminates the degradation introduced by
the compiler and minimizes the inefficiencies introduced b y the
programmer. For example consider the drastic effect (reduction)
upon a program's e:ecution time should a programmer approach the
Fibonacci difference equation solution using iterative rather
than recursive techniques.
Note that it is not unusual for the programmer to eliminate
the step involving the high level source language transformation
by directly generating the program in the appropriate asserhly
language. Directly generating assembly language requires additional
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programming skill and tine and produces a machine oriented
program. however, a skilled programmcr can usually generate more
efficient assembly language code than the two step transformation
including generating the high level source lanriiage followed by
compilation. Also, for high usage programs elimination of the
compiling time becomes an important consideration.
Usually the assembly language is generated by the systcm's
appropriate source language compiler. Such compilers represent
one of the most highly optimizedsystem programs. 11cwever, each
compiler represents a compromise between speed, memory requirements,
and output code quality. This compromise should represent the
optimum cost/performance ratio for the user, but a common underlying
assumption is that only low usage programs are involved. It is
this assumption that allows significant improvements to be gained
for high usage progras by the programmer corking directl y in
assembly language.
Machine language generation probabl y represents the most
highly efficient of all the transformations. Convertin g_; assembly
language into machine code is mainly a one to one napping procedure
which needs to be performed automatically due to its tedious nature.
The assembler or loader can do little to overcone program ineffici-
encies embedded one, two or three transformation levels. `Tote that
it has been assumed that each transformation step possesses a
maximum efficiency of one. Efficiencies greater than one would
imply that the transfornation process possesses 'error' corro:tinr,
capabilities.
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Under control of the operating system the object program is
executed by the system hardware. }lere the efficiene_v of the trans-
formation (execution) depends upon the operating system and the system
resources available. Response time and throughput depend not only
on the internal speeds and capablili ties of the hardware but also
upon the efficiency with which the Operating System manages the
execution of the user program. Clearly an inefficient Operating
System globally affects system performance.
Tracing the transformations of the user problem from definition
through execution introduces the entire computer system - the
collections of jobs, the collections of hardware units, and the
collections of operating system programs. The effect of. each collection
upon the system performance parameters such as throughput, response
tine and cost per operation can to a degree he isolated in order to
establish p erformance bounds. Since it is difficult to determine
effects of the collections in a complete, interactive system
environment it is both e%pedient and meaningful to develop
evaluation techniques of individual system components.
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EVALUATION TECHNIQUES FOP MIPUTING JOBS
Evaluation techniques for the collections of jobs can produce
significant benefits. Developed techniques allow dynamic monitoring
of program execution in order to expose the program's traffic
patterns and execution time density patterns. Other techniques
provide modeling tools for studying program structures . Common
purpose is to contribute input data for program improvement processes.
DYNAMIC MONITORING OF SINGLE JOBS
Three general approaches have been taken to achieve dynamic
program execution monitoring. They include self monitoring by
introduced artifact and external monitoring by hardware/software
devices (snuping). Also, various techniques allow programs to be
executed during, so-called interpretative modes which are either
controlled by special programs or by special hardware features.
The basic purpose of all such techniques is to gather dynamic
statistics such as subroutine execution times, branching probabilities,
subroutine usage and resource usage. Such statistics prcvide
important input to program optimization processes.
ARTIFACT - Let the program be represented by a directed graph
with •statement(s) corresponding to nodes and statement transitions
corresponding to arcs. The activit y of the nodes and arcs can be
monitored by inserting, artifact at the desired monitor points.
Such artifact can take the form of subroutine calls. In a FORTRAN
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program the following; subroutine calls might be used;
CALL COU"'ITER (T )
and	 CALL TSTA'i p (I)
To record the usage frequency the subroutine, COUNTER, simply counts
the number of tines that it is called. To record execution times the
called subroutine, TSTAMP, fetches the s y stem clock tine using;
the CALI. SECOND subroutine and then labels and stores the clock:
time. Values of the index I correspond to unique monitor points.
The artifact technique is simple to implement, but increases
overall execution time of the monitored program. Also, no
theoretical methods exist to locate the strategic monitor points
required to minimize the execution time cost with respect to
the information collected.
The technique allows program traf..`ic patterns and execution
time density patterns to be measured as a function of the input
data. Since the technique locates the high traffic program segments,
it helps to locate those segments which should be considered for
optimization. The technique fails to ideally record execution
tines since the artifact execution times are also measured by the
system clock. Compensation for the artifact execution times is
tedious, but often it can be ignored if the measured segments are
relatively large. Similarly the execution time density patterns
pinpoint those program segements which should be optimized
in order to improve the program execution time.
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EXTERNAL MONITORS - The hardware monitor has been used effectively
to gather dynamic statistics of programs. Examples include the
IBM Program Monitor (1], ebe IBM Time Sharing System Performance
Activity Recorder (TS/SPAR) (33], and the UCLA Snuper Computer [15].
The last two examples are also highly applicable toward evaluating
Operating Systems. Basically these hardware monitors provide means
of detecting the contents and/or activity of logic lines and means to
store such gathered data. For example the earl y IB`4 Program monitor
recorded the contents of the IBM 7090 computer's instruction counter.
The monitor was able to keep pace with the 7090 b y recording only
certain selected types of instructions, buffering and packing the
gathered data, and halting the 7090 whenever the buffer capacity
was exceeded. Data was recorded on magnetic tape and later processed
by several special programs. Final results were presented either
as printout or on film. Principal benefits of such a techninue
includes the generated descriptions of the program segment execution
time and frequency. Also, no artifact is introduced to affect the
execution timing.
The UCLA Snuper Computer possessed several significant differences.
A second computer (Sigma 7) was used to control the monitoring of
the objet computer ( IBM 7090). Means were provided to monitor
numerous internal signals and to present unique messages at the
interface to the Snuper Computer. In Phase 1, artifacts were
introduced into the object computer's prograns at significant
event points. However, the artifact consisted of so-called emitter
calls which caused corresponding unique messages to be prevented
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at the interface to the Snuper Computer. The messages were interpreted
as unique memory addresses b y
 the Snuper Computer and the corresponding
Memory locations were indexed by one to provide event counters.
In summary the Phase 1 Snuper Computer allowed program monitoring;
with reduced artifact, but required a second computer complete
with monitoring hardware and programs.
For Phase 2 the Snuper Computer completely eliminated the artifact
in the object computer programs by gathering sufficient data during
the program compilation and loading phases to generate a Significant
Event Filter (SEF). Interface messages were used to address the SF.F
and if the corresponding; bit were a one the event was defined to
be significant. Event counting proceeded as in Phase 1. In both phases
gathered data was later processed in order to extract important
statistics.
Hardware monitors such as those just described are best
suited for laboratory use. They lack portabilit y , introduce object	 1
system downtime for connections, are expensive to operate and develop,
r
and are usually designed to monitor only a very small class of
computers (probably only one model). however such techniques have
been accepted by manufacturers as useful tools in program optimization
processes. Even if the use of such tools cannot become wide spread,
their benefits may become widespread through the distribution of
optimized	 system programs (a user benefit).
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GRAPH ANALYSIS
Since the programmer's flow chart is a directed linear grop}h,
many techniques of graph theory are applicable to the analysis and
modeling of programs. A general modal has the nodes corresponding
to computational subsequences (statements or subroutine ) and
the arcs corresponding to execution flow. The model can be expanded
by assigning execution times to the nodes and branching probabilities
and resource requirements to the arcs. [23,28) By changing the
node and arc assignments (statement, subroutine, job, etc.) the
directed graph model affords a general approach toward modeling
a wide range of problems associated with program e:cecittion.
There are a number of techniques [14 ] to transform cyclic
graphs into acyclic graphs. Such schemes allow the cyclic program
structures such as loops to be replLced by deterministic acyclic
structures involving expected execution frequencies. Such a scheme
simplifies calculating a program's expected execution time. However
development of the expected branching probabilities for non-
deterministic loops such as those iterated under the control of
a while clause still depend upon either dynamic program monitoring,
statistics or a knowledgeable estimate.In either case the model is
input data sensitive and a proper range of input data must be
considered.
However even if all the necessary assunntions were valid, ttie
graphical approach toward program anal y sis often results in a
complex process. Consider the example (25 ) shown in Figure 2
where it is assumed that the branching probabilities are statisticaliv
independent and data insensitive. A discrete 'farkov anal y sis of the
expected execution time for the six node graph ivolves a
complicated process.
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FIGURE 2
EVALUATION TI:Cii'.ilOIjES for HARDWARE Ui:ITS
The earliest computer systen evaluation technique, focussed
on evaluating the hardware units since systems at that tine
were greatly lini.ted b y the hardware technology. Durin g, the
era of the batch processing systen, perfornance was ver y stron5jv
characterized by the performance of maior hardware components
such as the CPU and the memory. evaluation techniques mostly
compared the execution times of single machine instructions
such as ADD, frequency weighted instruction mixes, and program kernels.
With the introduction of the :ultiprogranmed systems attention
shifted toward developing application benchmarks. But with the
introduction of the time sharing systen,., and the present generation
of super computers (CDC 7600, IB'I 369/91,195) attention shifted
toward developing; simulation technque.
INSTRUCTION EXECUTION TIME COMPARISONS
Probably the first technique used to compare different M" s
merely used the execution t:^nes for single instructions such as
ADD or MULTIPLY. This technique is definitel y application sensistive
and therein is its great weakness. The performance of only
a very limited class of programs can b y characterized accurately by
considering; only the ADD and MULTIPY execution times. For exa^+ple
a typical matrix multiplication program consists of only about 25%
ADD and MULTIPLY t y pe instructions [ 35]. Monitoring scientific
installations has shown that the ADD/SU TITRACT and 'SULTIPLY/DIt'IDF
instruction types compose less than 20'% of the instructions executer.
[3,25,35]
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Other weaknesses of the technique includes the failure to
corlpensate for the CPU's having; different operand sizes, different
organizations (one address, nulti-address, auxiliar y
 registers,
multiple execution units, etc.), and different instruction
implementation alg orithrhs ( pure binary, decimal, microprograntmed,
floating point) .
STORAGE: CYCLE: TIME COMPAPISONS
Another early evaluation technique compared the storage
cycle tires . The usefulness of this scheme has been outdated by
interleaving memory banks, hign speed 'cach r ' memories, and large
storage access widths. For example the IE3:I 360/85 possesses a storap,e
access width of 16 bytes (128 bits) h .:ith either 2 or + wav inter-
leaving plus a 32k byte 'cache' memory with a 80 nanosecond c y cle. (17)
Such features would be overlooked if only the .96 microsecond
storage cycle time were considered. Considering that the I TV1 360/25
has a .90 microsec	 storage cycle tine, a ver y false performance
ratio might be deduced. The role of the 'cache memory drastically
I
affects the effective storage cycle of computers. It has been
reported that the IBM 360/1 1)5 'cache' memory satisfies an average of
99,'. of all storage requests and that var y ing; the backing bulk
memory access ting e from a fraction to 2 microseconds affect: system
performance r,y only 10 to 15n. Clearly the storage cycle time
parameter must either be redefined or marked as insig;<<_ficant crl.en 	 =^
evaluating; such modern computers.
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The Maximum Storage Bus Rate (ITSBR) has evolued as a
modern figure of merit.
MSBR = (access width/storage cycle tine)x interleave factor
11owever, ?[SB°, fails to compensate for the 'cache' memory, but
would show that the IBM 360/85 has a MSBR= 533.33 megabits while
the model 25 has only a ISBP,= 17.77 megabits.
INSTRUCTION MIX EXECUTIOIN TI`tE COMPARISONS
Recognizing some of the weaknesses of the Instruction
Execution Time Conparisons, the Weighted Instruction Mix approach
was developed. [3,25,35] From actual operating s y stems, statistics
were gathered to weigh individual instructions according; to their
frequency of occurance in a particular set of applications. A
weighted instruction nix execution time can then be calculated.
Arbuckle [3 ] has presentedd the following scientific application
mix :
INSTRUCTION TYPE.
Floating roint Add/Subtract
Floating Point :Multiply
Floating Point Division
Load/Store
Indexing
Conditional Branch
Other
FREQUENCY PERCENTAGE
9.5`/.,
5.6%
28. 5
22.5%
13.2";
18.7;
Again this a p proach suffers from failure to correct for
the CPU's operand size, organization and algorithm implementation.
Properties of the instruction stream such as sequence and I/O
operations are ignored. Instruction sets which na y differ greatly
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in power are evaluated on the basis of certain universal
instructions while leaving 20 to 30 	 as miscellaneous instructions.
Since the statistics are collected from a particular system
they reflect that system's properties such as its organization,
compiler, assembler, operating system efficienc y , and worts ond.
A system's workload depends oil 	 the job types and their number.
Excessive amounts of waiting time would certainly bias such statistics
abnormally. However, the technique provides ver y useful information
to the hardware designer since high frequency instructions are
pinpointed. By optimizing	 such high frequency instructions the
average number of jobs executed per wait time can be increased.
PROGRAM KERNELS
To overcome many of the weaknesses of the Instruction ^Iix
approach, the program kernel was introduced. (3,8,35) The kernel
represents the CPU coding required to perform a significant task such
as evaluating a polnominal, solving a set of simultaneous linear
equations or multiplying two matrices. Obviously the kernel allows a
skilled programmer to use all the features of a CPU. A significant
property as a yardstick is that it possesses poor correlation with
weighted instruction mix: results. Just how representative of a
system workload can a matrix. multiplication kernel be? It is no
surprise that system performance based upon such a kernel representing
a very specific job possesses poor correlation with the Weighted
Instruction :fix technique which is much more representative of a
typical system workload. Certainly both techniques offer convenient
means of gathering data. The capability of the program kernel to
provide data referenced to a specific job should not be ignored.
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However, kernels have proved useful in measuring
tine instruction execution rate of high performance computers such
as the IBM 360/195. No single machine cycle can be identified with
a single instruction execution due to the overlap,	 'pipelining'
and lookahead in instruction execution. Iterations of kernels as 	 I
small as 15-20 instructions have been employed to establish effective
Instruction execution rates Measured in millions of instructions
per second. 'Much attention must be given to the content of such
kernels since the effective instruction rate of such computers
is strongly affected by the instruction stream and storage requests.
A significant weakness of evaluating system performance
based upon individual kernel execution times is the failure
to measure the efficiency of the Operating System. The arrival
of multiprogramming and multiprocessing initiated the Application
Benchmark evaluation technique.
APPLICATION BENCHMARK
Presently the internal performance of computer systems is
frequently validated by application benchmarking. [7,19] This
technique involves timing the execution of a typical collection of
user jobs. One manufacturer suggests that the user benchmark contain
15 frequently used application jobs. Such a technique provides the
user 4rith much specific information since his own jobs are actually
executed and tined. Such a collection of jobs tends to produce
average performance parameter values since pore events occur in
the sample space of jobs. Also, it provides a test for the
multiprogramming and/or multi-processing operating s y stem. By
22
running the Application Cenchnark on competitive systems, performance
ratios may be rather accurately established by the user. Contents
of the benchmark should be carefull y chosen to insure that the
user's tasks are fairly represented. Such results are representative
of total system performance (hardware and software).
SI`IULATION !101)I:LI::G
Often simulation modeling provides the best if not onl y means
of studying today's sophisticated hardware units. Designing hardware
units such as CYII's and memory hierarchies [21 involves optimizing
parameters beyond the scope of simply 'tuning' a hardware prototype.
For example a hardware prototype would have provided an inadequate
tool for evaluating a concept such as the IRM 'cache' memor y . [171
OptiriizinS overall performance as a function of design par•nmeters
such as 'cache' memory capacity, transfer block size, backing
memory access tine, and program structure characteristics could
definitely be satisfied best using a simulation model. As a result
	
Z.11%
the development of a prototype is no longer the starting point
for design optimization. It frequently represents the hardware
implementation of an optimized simulation model whose prinary
purpose is to prove the feasibility and reliability of unknown
components and whose secondary purpose is to prove the accuracy
of the 'optimum' simulation model.
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i{oweVer, a close examination of a simulation model exposes the
many assumptions and approximations used to construct the mode].. It
is the accurac y of these numerous and often difficult assumptions
that establishes the validity of the simulation evaluation results.
Probably the major consideration involves the compromise which
must ' be made between simulation detail and cost. Simulation
is not the answer to every evaluation problem, but it frequently
provides a technique to evalute neta concepts without filling;
warehouses with ''golden prototypes.''	
I
EVALUATION TECHNIQUES for COLLECTIO`IS OF OPr.RATING SYSTE'IS
To a degree the performance influences of both the
collections of jobs and collections of hardware units can be
isolated and c'.aracterized. Such limited information can in some
cases even establish bounds on total s y stem performance. But
total systen. performance is accurately measured only by global
performance parameters such as throughput, response time, and
cost per operation. These parameters are functions of all three
system collections.
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SIMULATION
Simulation models have been widel y used to evaluate today's
operating system designs. References include articles concerning
a wide range of operating system types including real-time (37],
time-sharing (16,24], multiprocessing (5,9,34], and multiprogrammed
(20]. Simulation has become a vital part of the developement of every
operating system. Often manufacturers must include the results of
simulation testing as an integral part of large system proposals.
The UNIVAC 1108 multiprocessor Evaluation of System Performance (FSP)
model (9] exemplifies a typical simulation project. It has been employed
to evaluate the Jet Propulsion Laboratory multiprocessor system.
Statistics reflecting channel utilization, processor utilization,
peripheral equipment utilization, system overhead, and effective
processor busy time can be gathered by simulation. The model
construction reflects the existing 1108 executive s,, stem (EXEC 8)
including the Executive Control, Input/Output, and Scheduling; functions.
System hardware resources are characterized by average access
and transfer times. The user provides input job descriptions.
From this information the number of interrupts and I/O transfers
are calculated and their execution simulated using; detailed
descriptions of the executive system (EXEC 8) functions and the
hardware resources. System performance can then be predicted.
Up to eight reports reflecting system performance statistics
are generated. They include: number of I/O channel lords including,
utilization percentage, executive system routine usage for the
individual jobs plus the total vorkload, executive and workload
instruction totals, interrupt summar y , software utilization
distribution percentages, and hardware utilization plus a general
summary reflecting throughput and bus y time
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SELF MEASURE'TENT
A convientent approach to monitoring an operating system's
performance is to introduce artifact into the operating, system
program. Such artifact allows statistics to be F, attic. 	 dynamically.
A current example i.s the IM1 System Internal Performance
Evaluation (SIPE) program, which is designed for the System/360
Time Sharing System (12]. This software measurnent technique
introduces SIPE 'hooks' into the resident supervisor program at
strategic locations. Logically these 'hooks' function as subroutine
calls to introduce SIPE into the normal program stream. Each 'hook'
possesses an unique identifier cede which drives the SIPE program
to collect specific information about the system status. This
snapshot of the systen status includes contents of internal registers,
specific locations of main memory, and a time starlp. The collected
data is buffered and later transferred to tape. From these tapes
d,:a reduction programs extract various statistics and fornat them
for display.
SIPE: was designed for customer installation use as well as
laboratory use.	 The current	 IBM 36n/TSS resident supervisor
prograns contain the SIPE 'hooks.'ks.' Unless activated the effect of the
'hooks' u p on system performance is insignificant. When fully
activated system performance is degraded only about 8%. As a result
SIPE can be justified for frequent user use such a5 installation debut;.
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i
Software approaches to evaluating operating s y stem performance
face one serious compromise since e;:ecutinr the introduced arts fact
slows down the system and may percipitate ahnarnal system conditions.
Event resolution and system degradation mist be cor,pronised.
Significant features of software approaches such a, SIPT:
include portability, flexibility, and relativel y low cost. The
SIPE 'hooks'	 (8 bytes each) are actually part of the resident
supervisor. SIPE itself must be link-edited into the systen during
startup. Obviously no special hardware exists in such a totally
software technique. Great flexibility exists since only the resident
supervisor contains the 'hooks.' All the TSS/360 utility functions
are unaltered. Evaluation of new TSS configurations involves only
adding or dcleting 'hooks' in the supervisor. Once developed the
technique offers low operating cost and possesses no holding
(storage) costs such as some hardware monitors like the Snuper
Computer.
EXTERNAL MONITORS
External hardware monitors offer another approach to
evaluating operating systems. Devices can range from simple usage
teeters and channel activity counters to complex units such as the
UCLA Snuper Computer [151, the UNIVAC 1103 Hardware Monitor [ 2p],
and the III'! Time Sharing System Performance Activity Recorder
(TS/SPAR) [331. Since such crevices are interference free their prine
advantage is the capability to gather dynamic statistics in a non-
drytraded system environment. But sophisticated devices such as the
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last th ree possess p r opert i es, wh ich l ir ► i t their gene ral use. I'Lev
lack port abili.ty, fIexihility, and economical operation of software
approaches such as SIPE. For exanple their large physical. size
IJ.r► its portah Ili ty and their installation can impose excessive
downtime for the monitored s y stem. Since the y must interface with
hardware, they are desi;;ned to nonitor a particular system's
internal architecture and circuit family. But most of the large
hardware monitors were intended onl y for laborator y use. They
can contribute to installation optimization directl y throu57h
the developnerit of better operating, system pronrans.
,,.,
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CONCLUSION
This paper has classified and examined the presently
available assortment of computer system evaluation techniques.
The techniques have been partitioned with respect to computing
jobs, hardware units, and operating systems. Within each
classification, techniques representing analysis, simulation,
and/or synthesis have been examined in order to expose the
advantages and disadvantages inherent to the specific techniques.
' Characterizing the present technology provides both an
outline of what is available and an outline of what needs to
be developed. Fundamental among the needs of the computer
evaluation technology is a theoretical basis providing a
reference for standardized evaluations and comparisons. First,
standardized parameters should be established. Such parameters
must characterize global system performance; they must provide
common denominators allowing local parameters to be reduced.
Then appropriate techniques may be generated to measure these
parameters under known system environments and workloads.
Certain typical classes of installations might be represented
by standard workloads consisting of standardized kernels
or application benchmarks ( 7 ). Special purpose installations
must continue to develop customized application benchmarks
for comparative testing in order tc evaluate competitive
proposals.
Besides evaluation for selection purposes there remains
the important problem of monitoring the installed system. Such
performance monitoring could be greatly benefited by designing
snuping features into the hardware units and the operating
systems ( 36) in order to collect utilization and usage
frequency statistics. Ideally such features would operate in
a parallel and interference-free fashion. Those techniques
such as software artifact which do cause interference should
provide means for their selective use.. Built-in snuping features
would allow computation centers to continually monitor their
systems in order to provide early detection of system environ-
ment changes and orecipatating problems. Also, such field
usage statistics would provide the manufacturer much important
input for future system designs.
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